Nanotechnology **21** (2010) 085702 (7pp)

Reduction of hysteresis for carbon nanotube mobility measurements using pulsed characterization

David Estrada¹, Sumit Dutta¹, Albert Liao¹ and Eric Pop^{1,2,3}

¹ Department of Electrical and Computer Engineering, Micro and Nanotechnology Laboratory, University of Illinois, Urbana-Champaign, IL 61801, USA

² Beckman Institute, University of Illinois, Urbana-Champaign, IL 61801, USA

E-mail: epop@illinois.edu

Received 22 September 2009, in final form 21 December 2009 Published 25 January 2010 Online at stacks.iop.org/Nano/21/085702

Abstract

We describe a pulsed measurement technique for suppressing hysteresis for carbon nanotube (CNT) device measurements in air, vacuum, and over a wide temperature range (80–453 K). Varying the gate pulse width and duty cycle probes the relaxation times associated with charge trapping near the CNT, found to be up to the 0.1-10 s range. Longer off times between voltage pulses enable consistent, hysteresis-free measurements of CNT mobility. A tunneling front model for charge trapping and relaxation is also described, suggesting trap depths up to 4–8 nm for CNTs on SiO₂. Pulsed measurements will also be applicable for other nanoscale devices such as graphene, nanowires, or molecular electronics, and could enable probing trap relaxation times in a variety of material system interfaces.

S Supplementary data are available from stacks.iop.org/Nano/21/085702/mmedia

(Some figures in this article are in colour only in the electronic version)

1. Introduction

Carbon nanotube field effect transistors (CNT FETs) are candidates for future nanoelectronics due to their ability to carry large current density and their high mobility, greater than 10^9 A cm⁻² and 10^4 cm² V⁻¹ s⁻¹ respectively [1, 2]. In many studies, CNT FETs are grown or dispersed onto an insulator and back-gated by a silicon substrate. Hysteretic behavior in the drain current (I_D) with gate-to-source voltage $(V_{\rm GS})$ transfer characteristics is often observed, and varies depending on sweep direction, sweep rate, and environmental conditions. This is typically attributed to charge trapping by surrounding water molecules or charge injection into the dielectric substrate [3-10]. Sweeping $V_{GS} > 0 V$ typically shifts the threshold voltage (V_T) up because of charge screening from injected electrons into trap sites. Similarly, sweeping $V_{\rm GS}$ < 0 V induces hole injection into the CNT surrounding, and the threshold voltage is shifted down [11]. This leads to the observed 'open eye'

characteristics when continuous (DC) $I_{\rm D}-V_{\rm GS}$ measurements are made (see, e.g. [3–7] or figure 5), which cause uncertainty in measured threshold voltage, conductance, and mobility. In a DC sweep the charges remain trapped until the gate polarity is switched [12]. Although this hysteretic behavior can be exploited to create nonvolatile memory devices [11, 13, 14], it is often unclear which electrical characteristics should be used to extract carrier mobility and threshold voltage for transistor applications. This has lead to large discrepancies (>10×) in reported mobility values as both the reverse [1] and forward [2] $I_{\rm D}-V_{\rm GS}$ sweeps have been used to extract mobility, and in some studies the $V_{\rm GS}$ sweep direction was not reported (table 1).

In this work, we describe a pulsed measurement technique to suppress hysteresis in single-wall CNT FET transfer characteristics, and subsequently use it to extract effective mobility values without gate screening effects. The approach is quite general and could be applied to CNTs on other dielectrics, substrates, polymers, or to other nanoscale conductors (e.g. graphene) where unwanted hysteretic behavior is often observed. We find that increased off times between gate voltage pulses reduce measured

³ Author to whom any correspondence should be addressed.

Table 1. Mobility values reported for various CNTs in the literature. (Note: Polymer coatings or vacuum conditions have sometimes been used to reduce hysteresis when extracting mobility [26, 28, 30]. In a few studies the direction of the sweep used for mobility calculation is unavailable [27, 29].)

| $\mu \ ({\rm cm}^2 \ {\rm V}^{-1} \ {\rm s}^{-1})$ | <i>d</i> (nm) | $L (\mu \mathrm{m})$ | $V_{\rm GS}$ sweep or hysteresis reduction method |
|--|-----------------|----------------------|---|
| ~Ballistic | 3 | 0.3 | PMMA passivated [26] |
| 79000 ± 8000 | 3.9 | 325 | Reverse sweep [1] |
| 5000-20000 | <5 | 4000 | Not reported [27] |
| 16 000 | 4 | 4 | Forward [2] |
| 4000 | 3 | 3 | PMMA passivated [26] |
| 2500 | 1.5 | 10 | Forward sweep [2] |
| 1000-4000 | 1–4 | 1-3 | Vacuum [28] |
| 20 | 1.6 | 0.3 | Not reported [29] |
| 600-8000 | Not reported | 3 | PEI doped [30] |

hysteresis, and the transfer characteristics move towards a common, unique curve revealing a single value for the device mobility. By varying the pulse width and duty cycle in our measurements over a wide range (1 ms–10 s), we also extract the relaxation times associated with environmental charge trapping at various temperatures from 80 to 453 K, in air and in vacuum. We adapt a tunneling front model [15–17] to extract the associated trap depths affecting hysteresis in our measurements. Finally, we investigate the error in extracted carrier mobility in CNTs between the (unique) pulsed and (ambiguous) DC gate voltage measurements.

2. Experimental methods

To fabricate the devices used in this study we begin by removing the native oxide from a bare highly doped (p+) Si wafer in a HF solution, followed by a 15 min clean in a 7:1 H₂O₂:H₂SO₄ (Piranha) solution. Approximately 70 nm of dry thermal SiO₂ is grown at 1150 °C. Next, ~ 2 Å Fe catalyst is deposited onto lithographically defined areas ($\sim 5 \,\mu m \times 5 \,\mu m$) by electron-beam (e-beam) evaporation. Carbon nanotubes are grown in an Atomate chemical vapor deposition (CVD) system by annealing the substrate at 900 °C in an Ar environment for 30 min, followed by CNT growth at 900 °C under CH₄, C_2H_4 and H_2 flow (~50:1:30). Metal pads are lithographically aligned to the pre-patterned catalyst and deposited by e-beam evaporation (1 nm Ti/40 nm Pd). The electrode pads are defined by lift-off in MicroChem Remover PG. The contacts are annealed at 300 °C in an Ar environment for 30 min. The highly doped (p+) silicon substrate served as the back gate [18], and CNTs were exposed to ambient from above, as shown in figure 1.

CNT diameter (d) and length (L) were measured by atomic force microscopy (AFM) and scanning electron microscopy (SEM), as shown in the supporting information figure S1 (available at stacks.iop.org/Nano/21/085702/mmedia) and the inset of figure 1(a). Transfer characteristics were measured using a Keithley 2612 dual-source measuring unit, at constant $V_{\rm DS} = 50$ mV, while performing a pulsed sweep of $V_{\rm GS}$ between ± 10 V, see inset of figure 1(b). Pulsed $I_{\rm D}-V_{\rm GS}$ characterization of CNT FETs is achieved through a custom



Figure 1. (a) Top view optical image of typical CNT devices used in this work. Semi-circular electrodes are adopted for tighter control of nanotube device length [18]. Inset shows SEM image of typical device. (b) Schematic of CNT test device and pulsed gate voltage train [19].

script written in the Lua language, which is based on the Keithley 2612 instrument default $I_{\rm D}-V_{\rm GS}$ characterization script. The script has been made available for download on our web site [19]. The user-defined V_{GS} sweep is applied in a pulsed linear fashion with a base voltage of $V_{\rm GS} = 0$ V. Communication with the instrument is achieved through a LabView interface and the model KUSB-488A IEEE-488.2 USB-to-GPIB interface adapter. The gate voltage pulse period was varied from 2 ms to 10 s with the pulse width held constant at 1 ms. A constant pulse width was used because no significant dependence of hysteresis on it was found in the range of 250 μ s–1 ms. Measurements were made under varying conditions and temperatures. The devices in this study had diameters ranging from $d \approx 1.6-3.8$ nm and channel lengths $L \approx 2-7.5 \ \mu m$ (see supporting information figure S2, available at stacks.iop.org/Nano/21/085702/mmedia).

3. Results

The hysteresis gap $(\Delta V_{\rm T})$ is defined as the difference in threshold voltage between the forward and backward $V_{\rm GS}$ sweeps, as determined by the linear extrapolation method and illustrated in figure 2(a) [20]. Hysteresis dependence of pulsed measurements is compared in air and vacuum ($\sim 10^{-5}$ Torr) at room temperature for two CNTs with similar length and diameters $d \approx 2.1$ nm (figures 2(a) and (b)) and $d \approx 1.7$ nm



Figure 2. (a) Typical I_D-V_{GS} transfer curves for a device with $d \approx 2.1$ nm in air and (b) in vacuum ($\sim 10^{-5}$ torr) at room temperature. The hysteresis gap (ΔV_T) is defined as the difference between the forward and reverse sweep threshold voltage. The hysteresis loop indicates charge trapping into the substrate [11]. (c) Typical I_D-V_{GS} transfer curves for a device with $d \approx 1.7$ nm in air and (d) in vacuum at room temperature. In all cases hysteresis is reduced by increasing t_{OFF} of the applied V_{GS} pulses.

(figures 2(c) and (d)). Hysteresis is found to be reduced by increasing the length of the pulse off-time (t_{OFF}). In air hysteresis is reduced by up to 75% (figure 2(a)) when t_{OFF} is increased from 1 ms to 10 s. In vacuum hysteresis is nearly eliminated (figure 2(d)) when t_{OFF} is increased from 1 ms to 10 s. Furthermore, hysteresis reduction in vacuum is more pronounced at shorter off times for the device with $d \approx 2.1$ nm, suggesting that charge injection into the substrate affects hysteresis less than charge trapping by surrounding water molecules (which partially desorb in vacuum) for this device [5]. However, for the device with $d \approx 1.7$ nm the exposure to vacuum has no effect on the hysteresis at shorter off times, possibly due to reduced surface area for water adsorption and the increased electric field (which scales roughly as $\sim 1/d$) at the CNT/SiO₂ interface. For this device, charge injection into the substrate is most likely the dominant cause of hysteresis.

Figure 3(a) shows measurements made in air at temperatures from 293–453 K with increasing t_{OFF} , indicating more effective hysteresis ($\Delta V_{\rm T}$) reduction at higher temperatures. This suggests reduced charge trapping by the surrounding water molecules, and faster relaxation times of trapped charge at higher temperature. At low temperature in vacuum (80 K, in figure 3(a) inset) we find hysteresis is nearly constant at $\Delta V_{\rm T} \approx 1.5$ V, similar to the behavior observed with DC measurements by Vijayaraghavan *et al* [9]. Figure 3(b) illustrates the dependence of $\Delta V_{\rm T}$ on $t_{\rm OFF}$ at room temperature in air and under vacuum. In both figures 3(a) (in air) and (b) (in vacuum) at short $t_{\rm OFF}$ (below 10–100 ms), there is no significant dependence of $\Delta V_{\rm T}$ on $t_{\rm OFF}$. However, at higher $t_{\rm OFF}$ there is a rapid decrease in hysteresis as the trapped charge surrounding the CNT has adequate time to relax during the off part of the gate voltage pulses. This indicates the typical relaxation (detrapping) times of injected charge into the substrate are greater than 10–100 ms.

4. Modeling and discussion

We can gain insight into the distribution of trap depths affecting hysteresis, i.e. those with tunneling times approximately between 0.01 and 10 s, by numerically examining the charge tunneling and trapping process. We first estimate the electric field from the CNT into the SiO_2 :

$$F(x) = \frac{V_{\rm GS}}{x \ln(2\frac{t_{\rm OX}}{r})}; \qquad x \ge r \tag{1}$$

where t_{OX} is the SiO₂ thickness, *r* is the CNT radius, and *x* is the distance from the center of the CNT into the SiO₂ [21]. Unlike in a parallel plate capacitor where the electric field is constant, this field can be very high near the CNT/SiO₂ interface given the extremely small CNT radius, even for only a few volts applied across the SiO₂ dielectric. The band edge diagram of the CNT/SiO₂ interface is schematically displayed in the figure 4(a) inset. The barrier height associated with tunneling, Φ , depends on CNT diameter through

$$\Phi \approx \phi_{\rm CNT} - \chi_{\rm SiO_2} - E_G/2 \tag{2}$$

where $\phi_{\text{CNT}} \approx 4.7 \text{ eV}$ is the CNT work function, $\chi_{\text{SiO}_2} \approx 0.95 \text{ eV}$ is the SiO₂ electron affinity [22], and $E_G \approx$



Figure 3. (a) Hysteresis gap (ΔV_T) versus pulse off-time (t_{OFF}) for the device in figure 2(a) at temperatures of 293 K (•), 373 K (•), and 453 K (•) in air. Pulsed measurements are more effective in reducing the hysteresis at higher temperatures. Inset shows nearly constant $\Delta V_T \approx 1.5$ V with the same t_{OFF} range in vacuum at low temperature (80 K). Also see figure S3 in the supporting information (available at stacks.iop.org/Nano/21/085702/mmedia). (b) ΔV_T versus t_{OFF} for the devices in figures 2(a) and (b). For both the hysteresis reduction is greatest at $t_{OFF} > 100$ ms, indicative of relatively long trap relaxation times.

0.84/d eV is the CNT band gap with the diameter d given in nanometers [18]. The tunneling time constant can be written as

$$\tau = \tau_0 \exp\left\{ \int_r^{x_{\rm D}+r} \frac{(2m^* x')^{1/2}}{\hbar} \left[\frac{\Phi}{x'} - q F(x') \ln\left(\frac{x'}{r}\right) \right]^{1/2} \mathrm{d}x' \right\}$$
(3)

where $m^* \approx 0.42m_0$ is the effective tunneling mass in SiO₂, x_D is the trap depth, m_0 and q are the electron mass and charge, respectively, and $\tau_0 \approx 6.6 \times 10^{-14}$ s is a characteristic time constant fitted against previous tunneling front model experiments in SiO₂ [15–17]. From equation (3) we can see that as x_D approaches the CNT/SiO₂ interface, the timescale τ approaches τ_0 .

The effective potential ($V_{GS,eff}$) experienced by the CNT can in practice be different from that applied to the gate electrode. This is in part due to charge screening by adsorbed water molecules on the surface of the CNT/SiO₂, and to the injected charge during measurements. Therefore, the simple model [23]⁴ described in equations (1)–(3) above is used to estimate the upper bounds of the trap depths (x_D) associated





Figure 4. (a) Calculated electric field near the CNT/SiO₂ interface for CNTs of diameter $d \approx 1$ nm (dashed blue) and ≈ 4 nm (solid red line) at gate voltage overdrive $V_{\rm GS}-V_{\rm T} \approx 1$ and 5 V. (b) Calculated tunneling time versus trap depth from the CNT/SiO₂ interface for CNTs of $d \approx 1$ and 4 nm at $V_{\rm GS}-V_{\rm T} \approx 1$ and 5 V. The estimated trap depth window affecting hysteresis in our measurements is shown as the shadowed region, corresponding to 0.01–10 s timescales.

with relaxation times between $\tau = 0.01$ and 10 s. This is shown in figure 4 for CNTs of diameter d = 1 and 4 nm with an effective potential $V_{GS,eff} = 1$ and 5 V. As expected, the field is greater for the smaller diameter tube near the CNT/SiO₂ interface (x - r = 0), shown in figure 4(a). As a result we expect CNTs of smaller diameter to populate traps further away from the CNT/SiO₂ interface, as shown in figure 4(b). Using this model we estimate the trap depths for the time constants $\tau = 0.01$ and 10 s to correspond roughly to $x_D \approx 4$ and 5 nm respectively, for a CNT FET with d = 4 nm at $V_{GS,eff} = 1$ V. For a CNT FET with d = 1 nm and $V_{GS,eff} = 5$ V the corresponding trap depths for time constants $\tau = 0.01$ and 10 s are $x_{\rm D} \approx 6$ and 8 nm respectively. As the trap depth approaches the CNT/SiO₂ interface the model converges to τ_0 for all cases. The model also suggests a dependence of measured hysteresis on CNT diameter. However, experimentally we do not find a clear dependence of hysteresis on either CNT diameter or length after comparing $\Delta V_{\rm T}$ from the DC transfer characteristics of nineteen CNT FETs (see supporting information figure S2, available at stacks.iop.org/Nano/21/085702/mmedia). We attribute this to variability in the SiO2 surface roughness between different samples⁵, to defects in the CNTs measured,

 $^{^5\,}$ Surface roughness measured by AFM is ${\sim}0.2{-}0.4$ nm, nearly comparable to the CNT diameters.



Figure 5. (a) Comparison of DC transfer curves in air (dashed) and pulsed under vacuum conditions (solid) for the device with diameter $d \approx 2.1$ nm at room temperature. (b) Similar data for a device with diameter $d \approx 1.7$ nm in air (dashed) and pulsed under vacuum conditions (solid). (c) Corresponding mobility extraction for the device in (a) and (d) for the device in (b). Rightward triangles indicate mobility from forward V_{GS} sweep and leftward triangles from reverse sweep. Filled triangles indicate mobility from DC V_{GS} sweeps and open triangles from pulsed V_{GS} sweeps. Inset in (d) indicates good agreement of multi-band mobility simulations from our recent work [25] with the mobility extraction from pulsed measurements.

and to ambient conditions which cannot be precisely controlled at the atomic scale of the CNT/SiO₂ interface during measurement. However, it is evident that the pulsed measurements described in this work yield consistent, reproducible results (i.e. hysteresis reduction) *in spite* of such variability between CNT samples, and the relatively straightforward approach should make it applicable to a wide range of nanostructures with inherent variability, such as graphene, nanowires, or molecular electronics.

We note the direction of the hysteresis collapse may provide some insight into the type of trap sites being populated. For example, hysteresis collapse towards more positive gate voltage and the reverse DC sweep (figures 2(a) and (b)) could be indicative of hole traps depopulating. Hysteresis collapse towards the middle of the DC forward/backward sweeps (figures 2(c) and (d)) could indicate an equal number of hole and electron traps depopulating. Hysteresis collapse toward negative gate voltages could indicate electron traps depopulating. In addition, we note that typical oxides have trap densities ranging from 10^{10} to 10^{13} cm⁻² [24] which correspond to only 1-600 traps for typical CNTs in our study ($\sim 3 \ \mu m$ length and $\sim 2 \ nm$ diameter). Thus, variation in the oxide quality on our test chips can strongly influence the electrical properties of CNT devices (also underscored by the lack of clear trends in figure S2, (available at stacks.iop.org/Nano/21/085702/mmedia)).

5. Mobility extraction

Before concluding, we compare the effective mobility extracted from the forward and reverse DC sweeps in air, with the mobility extracted from pulsed measurements with $t_{OFF} =$ 10 s under vacuum. This is done for the devices with similar length and diameters $d \approx 1.7$ and 2.1 nm in figure 5. The effective mobility⁶ is obtained as $\mu_{\rm EFF} = GL/(qn)$ where n = $C'/[q(V_{\rm T}-V_{\rm GS})]$ is the carrier density per unit length obtained from the experimental data, $G = I_D/(V_{DS} - I_D R_C)$ is the drain conductance at $V_{\rm DS} = 50$ mV, and $C' = 2\pi \varepsilon / \ln(2t_{\rm OX}/r)$ is the CNT capacitance per unit length with $\varepsilon \approx 2.2\varepsilon_0$ for CNTs on SiO₂ to effectively account for fringing fields [21]. $R_{\rm C}$ is the contact resistance, estimated from measurements at low field $(R_{\rm LF})$ such that $R_{\rm C} = R_{\rm LF} - R_0$, where R_0 is the intrinsic resistance of the CNT which depends on L and the acoustic phonon mean free path, $\lambda_{AP} \approx 280d$ as described in our recent work [25]. For the device with $d \approx 1.7$ nm and $L \approx 2.6 \,\mu$ m we obtain $R_0 \approx 42 \text{ k}\Omega$ and for the device with $d \approx 2.1 \text{ nm}$ and $L \approx 2.5 \ \mu \text{m}$ we obtain $R_0 \approx 34 \ \text{k}\Omega$. The threshold voltage $V_{\rm T}$ used in calculating $\mu_{\rm EFF}$ is determined here by finding the gate voltage at a specified threshold drain current (I_T) , such that $I_{\rm T} \approx G/G_0 < 0.001$, where $G_0 = 4q^2/h$ is the quantum conductance of four CNT channels [25].

We find that at longer pulse t_{OFF} times there is less discrepancy between forward and backward sweeps, and the

 $^{^{6}}$ We note that the effective mobility extraction may be less accurate at vanishing charge density, due to the division by *n*.

extracted mobility approaches a common value, as shown in figures 5(c) and (d). Moreover, we find the extracted mobility varies by approximately a factor of two between the forward and backward DC sweeps in air, highlighting the inadequacy of extracting mobility from a DC sweep. However, when measured with the pulsed technique in vacuum, the error in extracted mobility between the forward and backward V_{GS} sweep is reduced to approximately 10% for the device with $d \approx 2.1$ nm and completely eliminated in the case of the device with $d \approx 1.7$ nm. It is interesting to note that the extracted $\mu_{\rm EFF}$ from the pulsed measurement technique lies between that extracted from the forward and reverse DC sweeps. This suggests that Coulomb scattering due to trapped charge has a weaker effect on the CNT mobility than acoustic phonon scattering. Furthermore, we note that in both cases the mobility initially increases and then decreases with carrier concentration (n), peaking at $n \approx 0.5-1$ carriers nm⁻¹. This is precisely consistent with the inverse dependence of CNT mobility on the density of states (DOS), as the DOS first decreases when the Fermi level $(E_{\rm F})$ moves away from the edge of the first sub-band, and then increases as $E_{\rm F}$ enters the second sub-band, leading to a decrease in mobility as a new scattering channel becomes available. A quantitative model for the behavior of CNT effective mobility in the presence of multiple sub-band conduction was recently given by our work in [25]. This is shown in the figure 5(d) inset, which displays good quantitative agreement with the mobility extraction from pulsed measurements.

6. Conclusions

We have described a pulsed measurement method which eliminates unwanted hysteresis of CNT devices in air and under vacuum conditions. By varying the off-time between gate voltage pulses we find the relaxation time of the trapped charge affecting hysteresis to be between 100 ms and 10 s. We also present a simple tunneling front model to extract the upper bounds of the charge trap depths, estimated to between 4 and 8 nm for CNTs of diameter 4 nm and 1 nm, respectively. The effect of hysteresis on mobility extractions from the forward and reverse DC gate voltage sweeps is determined, and it is shown that long pulse intervals at high temperature and under vacuum result in the extraction of a more consistent mobility value for CNTs. The approach presented here opens the door and could also be applied for more careful evaluations of other nanostructures with inherent variability and trapped charge effects, including graphene, nanowires, and molecular devices.

Acknowledgments

The authors thank the research staff at the Micro and Nanotechnology Laboratory (MNTL) for technical assistance, and Professor J Lyding (UIUC), Drs J Suehle, and C Richter (NIST) for excellent suggestions. This work has been supported in part by the NASA KSC grant NNX08AL96G, the Nanoelectronics Research Initiative (NRI) MIND center, and the NSF CCF-0829907 grant. DE acknowledges support by the Micron Technology Foundation, the NSF and NDSEG Fellowships. SD acknowledges support by the NASA Aeronautics Scholarship. AL acknowledges support by the IBM and NRI Hans J Coufal Fellowships.

References

- Durkop T, Getty S A, Cobas E and Fuhrer M S 2004 Extraordinary mobility in semiconducting carbon nanotubes *Nano Lett.* 4 35–9
- [2] Zhou X, Park J Y, Huang S, Liu J and McEuen P L 2005 Band structure, phonon scattering, and the performance limit of single-walled carbon nanotube transistors *Phys. Rev. Lett.* 95 4
- [3] Hu P, Zhang C, Fasoli A, Scardaci V, Pisana S, Hasan T, Robertson J, Milne W I and Ferrari A C 2008 Hysteresis suppression in self-assembled single-wall nanotube field effect transistors *Physica* E 40 2278–82
- [4] Kar S, Vijayaraghavan A, Soldano C, Talapatra S, Vajtai R, Nalamasu O and Ajayan P M 2006 Quantitative analysis of hysteresis in carbon nanotube field-effect devices *Appl. Phys. Lett.* 89 132118
- [5] Kim W, Javey A, Vermesh O, Wang Q, Li Y and Dai H 2003 Hysteresis caused by water molecules in carbon nanotube field-effect transistors *Nano Lett.* 3 193–8
- [6] Lee J S, Ryu S, Yoo K, Choi I S, Yun W S and Kim J 2007 Origin of gate hysteresis in carbon nanotube field-effect transistors J. Phys. Chem. C 111 12504–7
- [7] Lin H and Tiwari S 2006 Localized charge trapping due to adsorption in nanotube field-effect transistor and its field-mediated transport *Appl. Phys. Lett.* 89 3
- [8] Ong H G, Cheah J W, Chen L, TangTang H, Xu Y, Li B, Zhang H, Li L-J and Wang J 2008 Charge injection at carbon nanotube-SiO₂ interface *Appl. Phys. Lett.* **93** 093509
- [9] Vijayaraghavan A, Kar S, Soldano C, Talapatra S, Nalamasu O and Ajayan P M 2006 Charge-injection-induced dynamic screening and origin of hysteresis in field-modulated transport in single-wall carbon nanotubes *Appl. Phys. Lett.* **89** 162108
- [10] Yuan S, Zhang Q, Shimamoto D, Muramatsu H, Hayashi T, Kim Y A and Endo M 2007 Hysteretic transfer characteristics of double-walled and single-walled carbon nanotube field-effect transistors *Appl. Phys. Lett.* **91** 3
- Fuhrer M S, Kim B M, Durkop T and Brintlinger T 2002
 High-mobility nanotube transistor memory *Nano Lett.* 2 755
- [12] Robert-Peillard A and Rotkin S V 2005 Modeling hysteresis phenomena in nanotube field-effect transistors *IEEE Trans. Nanotechnol.* 4 284–8
- [13] Radosavljevic M, Freitag M, Thadani K V and Johnson A T 2002 Nonvolatile molecular memory elements based on ambipolar nanotube field effect transistors *Nano Lett.* 2 761–4
- [14] Rinkio M, Johansson A, Paraoanu G S and Torma P 2009 High-speed memory from carbon nanotube field-effect transistors with high-K gate dielectric *Nano Lett.* 9 643–7
- [15] Lundstrom I and Svensson C 1972 Tunneling to traps in insulators J. Appl. Phys. 43 5045–7
- [16] Manzini S and Modelli A 1983 Tunneling Discharge of Trapped Holes in Silicon Dioxide ed J F Verweij and D R Wolters (Eindhoven: North-Holland) p 112
- [17] Spinelli A S, Lacaita A L, Minelli D and Ghidini G 1999 Analysis of space and energy distribution of stress-induced oxide traps *Microelectron. Reliab.* **39** 215–9
- [18] Liao A, Zhao Y and Pop E 2008 Avalanche-induced current enhancement in semiconducting carbon nanotubes *Phys. Rev. Lett.* **101** 256804
- [19] Please see http://poplab.ece.illinois.edu/files/ IdVg_Pulse_Script.txt

- [20] Schroder D K 2006 Semiconductor Material and Device Characterization (New York: Wiley)
- [21] Wunnicke O 2006 Gate capacitance of back-gated nanowire field-effect transistors *Appl. Phys. Lett.* 89 083102
- [22] Muller R S, Kamins T I and Chan M 2003 Device Electronics for Integrated Circuits (New York: Wiley)
- [23] Fischetti M V, DiMaria D J, Dori L, Batey J, Tierney E and Stasiak J 1987 Ballistic electron transport in thin silicon dioxide films *Phys. Rev.* B 35 4404
- [24] Nicollian E H and Brews J R 1982 MOS (Metal Oxide Semiconductor) Physics and Technology (New York: Wiley)
- [25] Zhao Y, Liao A and Pop E 2009 Multiband mobility in semiconducting carbon nanotubes *IEEE Electron. Device Lett.* 30 1078–80

- [26] Javey A, Guo J, Wang Q, Lundstrom M and Dai H 2003 Ballistic carbon nanotube field-effect transistors *Nature* 424 654
- [27] Li S, Yu Z, Rutherglen C and Burke P J 2004 Electrical properties of 0.4 cm long single-walled carbon nanotubes *Nano Lett.* 4 2003–7
- [28] Rosenblatt S, Yaish Y, Park J, Gore J, Sazonova V and McEuen P L 2002 High performance electrolyte gated carbon nanotube transistors *Nano Lett.* 2 869–72
- [29] Martel R, Schmidt T, Shea H R, Hertel T and Avouris P 1998 Single- and multi-wall carbon nanotube field-effect transistors Appl. Phys. Lett. 73 2447–9
- [30] Shim M, Javey A, Shi Kam N W and Dai H 2001 Polymer functionalization for air-stable n-type carbon nanotube field-effect transistors J. Am. Chem. Soc. 123 11512–3