## Feasibility Study of Composite Dielectric Tunnel Barriers for Flash Memory

Sarves Verma<sup>1</sup>, Eric Pop<sup>2</sup>, Pawan Kapur<sup>1</sup>, Prashant Majhi<sup>2</sup>, Krishna Parat<sup>2</sup>, Krishna C.Saraswat<sup>1</sup>

1 Center for Integrated Systems, Stanford University, 20 Via Palou, MS 4075, Stanford, CA 94305

2. Intel Corporation, Phone: 650-725-3610, email: sarves@stanford.edu

Lack of voltage reduction presents a serious impediment in future flash memory scaling. Replacing conventional SiO<sub>2</sub> tunnel dielectric with a composite dielectric material (combination of high- $\kappa$  and SiO<sub>2</sub> layers) stack (Fig.1) potentially yields a powerful approach to achieve voltage reduction. The method relies on obtaining non-linearity in gate current vs. gate voltage (V<sub>gs</sub>) characteristics, such that, low voltages (corresponding to retention and read disturb (V<sub>read</sub>)) render a lower current; whereas, high voltages (corresponding to program and erase) result in a higher current. Related past work involves using a composite stack with a smaller barrier material (high- $\kappa$ ) between two large barrier materials (SiO<sub>2</sub>) [1] and a crested barrier approach [2]. However, in these systems, to-date, a top-down approach to optimize the design space for minimum programming voltage (V<sub>prog</sub>) and equivalent oxide thickness (EOT), while meeting flash retention, read and program-disturb constrains, has not been pursued. Such an approach identifies the best high- $\kappa$  option by comparisons, yielding lowest possible flash operational voltages.

Towards this end, we explore both the symmetric  $(low-\kappa/high-\kappa/low-\kappa)$  and the asymmetric  $(low-\kappa/high-\kappa)$  composite tunnel barriers using several high- $\kappa$  materials. There are three possible tunneling mechanisms through a composite barrier depending on the V<sub>gs</sub> (Fig. 2a). A corresponding simulated current density (J)-V<sub>gs</sub> (Fig. 2b) indeed demonstrates a higher non-linearity for composite barrier structure compared to the conventional SiO<sub>2</sub> dielectric, thus, yielding a lower V<sub>prog</sub>. The higher non-linearity stems from a lowering of both the high- $\kappa$  barrier (modulated by voltage across low- $\kappa$ ) and the increased E-field with V<sub>gs</sub>. By comparison, for conventional SiO<sub>2</sub> tunnel dielectric, the barrier height is fixed and only one factor- increase in E-field is responsible for the increase in current with V<sub>gs</sub>.

Five different high- $\kappa$  materials (HfO<sub>2</sub>, La<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>) were explored using an in-house simulator based on the transfer matrix approach [3] for current calculations. We first choose the high- $\kappa$  material. Next, we fix the total EOT (high- $\kappa$  + SiO<sub>2</sub> layers) and vary SiO<sub>2</sub> thickness ( $T_{ox}$ ). For each  $T_{ox}$ , we simulate the J-V<sub>gs</sub> curves, and obtain the V<sub>prog</sub> at the required programming current density ( $J_{prog} = 3 \times 10^{-2} \text{ A/cm}^2$ , typical for NAND Flash). By repeating this for different EOTs, we get a family of V<sub>prog</sub> vs.  $T_{ox}$  curves, each exhibiting a minimum V<sub>prog</sub> (Fig. 3a). Similarly, Fig. 3b shows the voltages corresponding to the maximum allowed retention ( $J_{ret} < 2 \times 10^{-10} \text{ A/cm}^2$ ) and read-disturb ( $J_{read} < 7 \times 10^{-11} \text{ A/cm}^2$ ) current densities (shown as horizontal dashed lines, also see Fig. 2b), along with the actual voltages encountered during these conditions. In order to meet these constrains, the voltages obtained should be larger (in absolute value) than the horizontal dashed lines. Thus, these constrains manifest themselves in limiting the allowed  $T_{ox}$  range for certain EOTs, resulting in a domain down-selection in Fig. 3a (for V<sub>prog</sub>). Combining the  $T_{ox}$  domain down-selection with the V<sub>prog</sub> vs.  $T_{ox}$  plot, we obtain the optimum V<sub>prog</sub> for each EOT (Fig. 4). The curve also reveals the minimum possible EOT below which no  $T_{ox}$  satisfies the Flash constrains. We repeat the process for different high- $\kappa$  materials to get the lowest possible V<sub>prog</sub> along with the 1) best material set, 2) the lowest EOT, and 3) the optimum  $T_{ox}$  for that EOT (Fig. 4a,b). The effect of adding constrains can be seen in Fig. 5. In general, constrains increase V<sub>prog</sub> when compared to the minimum obtained in Fig. 3a, except for program disturb (corresponding to  $J_{prog} < 7 \times 10^{-6} \text{ A/cm}^2$  refer Fig. 2b) which is always satisfied. Further, upon extraction of erase voltage ( $J_{crase} > 7 \times 10^{-6} \text{ A/cm}^2$  (Fig. 6), the

Next, we experimentally corroborate these results using MOS capacitors. A J-V<sub>gs</sub> comparison between pure SiO<sub>2</sub> tunnel dielectric and an asymmetric tunnel stack of SiO<sub>2</sub>/HfSiON<sub>x</sub> (~6.4 nm EOT), reveals a higher non-linearity for the composite stack (Fig. 8). A good agreement between simulations and experiments can also be observed in Fig. 8. Further, C-V measurements (Fig. 9) with minimal hysteresis confirmed a high quality composite dielectric stack. Finally, to ensure that tunneling was indeed Fowler-Nordheim (F-N) dominated, F-N slope was calculated (Fig. 10). An excellent linear fit was obtained from which both barrier height and tunneling mass were estimated.

In conclusion, we have developed a novel optimization methodology for deriving the minimum operational voltage of a composite tunnel dielectric stack for Flash memory. The methodology accounts for normal Flash operation constraints: retention, read and program disturb, and reveals that the higher  $J-V_{gs}$  non-linearity of these stacks can result in up to 40% voltage reduction. The symmetric stack is found to be more efficient than asymmetric in reducing voltage. The optimum materials along with their thickness are also identified. Experiments confirm the non-linearity in  $J-V_{gs}$  using HfSiON<sub>x</sub>, a high-  $\kappa$  which for the first time is used in the context of Flash memory.

**References** :[1] Govoreanu et al., *IEEE Electron Dev. Lett.*, vol. 24, pp. 99-101, 2003 [2] K. K. Likharev, *Appl. Phys. Lett.*, vol. 73, pp. 2137-2139, 1998 [3] Y. Ando et al., *J. Appl. Phys.*, vol. 61, pp. 1497-1502, 1987



Fig. 1 Schematic of a Flash memory showing the conventional tunnel oxide. (A) Shows replacement of the tunnel stack by an asymmetric barrier while (B) Shows that by a symmetric one. The thicker layer represents high-k material while thinner represents SiO<sub>2</sub>



Fig. 3a V<sub>prog</sub> scaling with T<sub>ox</sub> for different asymmetric EOTs with HfO<sub>2</sub> (note the minima). Fig. 3b shows the read disturb (top) and retention voltage (bottom) scaling with Tox for the 4, 6 and 8 nm EOT stacks. The top horizontal dashed lines correspond to 2.5 and 3.6 V read disturb voltage; the bottom one corresponds to -1.5V retention. Symbols for different EOTs are consistent across both figures



Fig. 5. Change in  $V_{\mbox{\scriptsize prog}}$  for asymmetric barriers with different constraints: retention only (no read disturb), and with different read disturb criteria  $V_{read}$ = 2.5 and 3.6 V. The values plotted represent global minima. across all high-k materials considered here.



Fig. 8 Experimental J-V curves for a control oxide (SiO<sub>2</sub>) of 5.6 nm thickness and for an asymmetric SiO<sub>2</sub>/HfSiON<sub>x</sub> stack of 6.4 nm EOT. The dotted lines represent experimental results while the solid lines are simulated curves for pure SiO<sub>2</sub> stacks of same EOT. Note that the asymmetric stack has a higher nonlinearity when compared to simulated pure SiO2 of the same EOT. Also note that the simulations do not account for the breakdown in oxides. All samples are made on n-type substrates and for each sample three measurements were taken accounting for different areas.



tunneling mechanisms. Fig. 2b Shows the J-V characteristics of asymmetric stack (solid line,  $T_{ox} = 2 \text{ nm}$ ), symmetric (dashed,  $T_{ox} = 2 \text{ nm}$ on either side), and pure SiO<sub>2</sub> (dash-dot) with 6 nm total EOT. The dotted line is for a thicker  $T_{ox} = 3.5$  nm in the asymmetric 6 nm EOT stack. The four horizontal dashed lines are Flash constrains mentioned in the text



Fig. 4. Optimal  $V_{\text{prog}}$  at each EOT for all asymmetric stacks and high- $\kappa$ materials. (a) Imposes only the retention constraint, while (b) adds in the  $V_{read} = 2.5$  V read disturb, and considers the more restrictive 3.6 V in the inset. Symbols are used consistently across the figures.



Fig. 6 Erase simulations for a representative case of SiO<sub>2</sub>/ HfO<sub>2</sub>/SiO<sub>2</sub> symmetric stack for different oxide thicknesses (within the same EOT) and with varying EOT.



Fig. 9 C-V measurements for the same stack as in Fig. 8.Note that the high-k /SiO2 asymmetric stack shows no hysteresis implying a good interface with the Si substrate. Both samples were prepared under different conditions and have different doping levels. For each sample, C-V measurements were taken for 10 KHz, 100 KHz and 1 MHz frequencies.



6

Fig. 7 Global performance optimization for all stacks in consideration irrespective of the high-k material considered. Further, all constrains like retention, read disturb, program disturb and erase have been taken in account to find the maximum operating voltage (V<sub>max</sub>) required for a Flash memory. Note only La2O3 sustains the stringent read disturb criterion of 3.6 V



Fig. 10 Plot of Fowler-Nordheim slope for SiO<sub>2</sub>/HfSiON<sub>x</sub> asymmetric stack (the J-V of which has been shown in Fig.7). Barrier Height (phi) and effective mass (m\*) have hence been derived.